Record:   Prev Next
作者 Strauss, Karin
書名 Cache coherence in embedded-ring multiprocessors
國際標準書號 9780549343868
book jacket
說明 123 p
附註 Source: Dissertation Abstracts International, Volume: 68-11, Section: B, page: 7453
Adviser: Josep Torrellas
Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2007
Design complexity and limited power budget are causing the number of cores on the same chip to grow very rapidly. The wide availability of Chip Multiprocessors (CMPS) is enabling the design of inexpensive, shared-memory machines of medium size (32-128 cores). However, for machines of this size, none of the two traditional approaches to support cache coherence seems optimal. Snoopy schemes implemented with broadcast buses are difficult to efficiently scale beyond 8-32 cores. Directory-based schemes have the cost of maintaining a directory structure, as well as the fundamental latency disadvantage of adding at least one level of indirection to coherence transactions
In this work, we propose to logically embed a ring in a point-to-point network topology. Snoop messages use the logical ring, while other messages can use any link in the network. The resulting design is simple and low cost. Perhaps the main drawback of the embedded ring approach is that snoop requests may suffer long latencies or induce many snoop messages and operations. In this work, we address these issues and, as a result, provide simple and competitive cache coherence protocol designs
School code: 0090
DDC
Host Item Dissertation Abstracts International 68-11B
主題 Computer Science
0984
Alt Author University of Illinois at Urbana-Champaign
Record:   Prev Next